(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organizati n International Bureau



(43) International Publication Date 7 June 2001 (07.06.2001)

PCT

(10) International Publication Number WO 01/41219 A1

(51) International Patent Classification⁷: 25/075, 33/00

H01L 27/15,

- (21) International Application Number: PCT/US00/32084
- (22) International Filing Date:

20 November 2000 (20.11.2000)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

60/168,817 09/713,576 3 December 1999 (03.12.1999) U. 14 November 2000 (14.11.2000) U.

- (71) Applicant: CREE LIGHTING COMPANY [US/US]; 4600 Silicon Drive, Durham, NC 27703 (US).
- (72) Inventor: DENBAARS, Steven; 6266 Marlborough Drive, Goleta, CA 93117 (US).
- (74) Agents: HEYBL, Jaye, G. et al.; Koppel & Jacobs, Suite 107, 555 St. Charles Drive, Thousand Oaks, CA 91360 (US).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.


(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published:

- With international search report.
- Before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments.

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: MICRO-LED ARRAYS WITH ENHANCED LIGHT EXTRACTION



(57) Abstract: This invention describes new LED structures that provide increased light extraction efficiency. The new LED structures include arrays of electrically interconnected micro-LEDs (12) that have an active layer (14) sandwiched between two oppositely doped layers (16, 18). The micro-LEDs are formed on a first spreader layer (18) with the bottom layer (16) of the micro-LEDs in contact with the first spreader (18). A second spreader layer (24) is formed over the micro-LEDs (12) and in contact with their top layer (16). The first spreader layer (18) is electrically isolated from the second spreader layer (24). Each of the spreader layers (20, 24) has a contact (22, 26) and when a bias is applied across the contacts (22, 26), currents spreads to the micro-LEDs (12) and they emit light. The efficiency of the new LED is increased by the increased emission surface of the micro-LEDs (12). Light from each of the micro-LEDs active layer (14) will reach a surface after travelling only a short distance, reducing total internal reflection of the light. Light extraction elements (LEEs) (82, 84, 86, 88, 90, 92, 94) between the micro-LEDs (12) can be included to further enhance light extraction. The new LEDs are fabricated with standard processing techniques making them highly manufacturable at costs similar to standard LEDs.

1A 01/11/10 AV

30

MICRO-LED ARRAYS WITH ENHANCED LIGHT EXTRACTION

This application claims the benefit of provisional application number 60/168,817 to Thibeault et al., which was filed on December 3, 1999.

BACKGROUND OF THE INVENTION

10 Field of the Invention

This invention relates to light emitting diodes and more particularly to new structures for enhancing their light extraction.

15 Description of the Related Art

Light emitting diodes (LEDs) are an important class of solid state devices that convert electric energy to and commonly comprise an active layer of light semiconductor material sandwiched between two oppositely doped layers. When a bias is applied across the doped layers, holes and electrons are injected into the active layer where they recombine to generate light. The light generated by the active region emits in all directions and light escapes the device through all exposed Packaging of the LED is commonly used to direct the escaping light into a desired output emission profile.

As semiconductor materials have improved, the efficiency of semiconductor devices has also improved. New LEDs are being made from materials such as GaN, which provides efficient illumination in the ultra-violet to amber spectrum. Many of the new LEDs are more efficient

at converting electrical energy to light compared to conventional lights and they can be more reliable. LEDs improve, they are expected to replace conventional in many applications such as traffic signals, outdoor and indoor displays, automobile headlights and taillights, conventional indoor lighting, etc.

However, the efficiency of conventional LEDs is limited by their inability to emit all of the light that is generated by their active layer. When an LED is energized, light emitting from its active layer (in all directions) reaches the emitting surfaces at many different angles. Typical semiconductor materials have a high index of refraction (n≈2.2-3.8) compared to ambient air (n=1.0) or encapsulating epoxy (n≈1.5). According to Snell's law, light traveling from a region having a high index of refraction to a region with a low index of refraction that is within a certain critical angle (relative to the surface normal direction) will cross to the lower index region. Light that reaches the surface 20 beyond the critical angle will not cross but will experience total internal reflection (TIR). In the case of an LED, the TIR light can continue to be reflected within the LED until it is absorbed, or it can escape out surfaces other than the emission surface. Because of this phenomenon, much of the light generated by conventional LEDs does not emit, degrading efficiency.

10

One method of reducing the percentage of TIR light is to create light scattering centers in the form of random texturing on the surface. [Shnitzer, et al., "30% External Quantum Efficiency From Surface Textured, Thin Film Light Emitting Diodes", Applied Physics Letters 63, Page 2174-2176 (1993)]. The random texturing is

patterned into the surface by using sub micron diameter polystyrene spheres on the LED surface as a mask during reactive ion etching. The textured surface has features on the order of the wavelength of light that refract and reflect light in a manner not predicted by Snell's Law due to random interference effects. This approach has been shown to improve emission efficiency by 9 - 30%.

One disadvantage of surface texturing is that it can prevent effective current spreading in LEDs which have poor electrical conductivity for the textured electrode layer, such as the case of p-type GaN. devices or devices with good electrical conductivity, current from the p and n-type layer contacts spreads throughout the respective layers. With larger devices or devices made from materials having poor electrical conductivity, the current cannot spread from the contacts throughout the layer. As a result, part of the active layer does not experience the current and will not emit light. To create uniform current injection across the diode area, a spreading layer of conductive material is deposited on its surface. However, this spreading layer often needs to be optically transparent so that light can transmit through the layer. When a random surface introduced the LED structure is on surface. and optically transparent effectively thin spreader cannot easily be deposited.

15

30

Another method of increasing light extraction from an LED is to include a periodic patterning in the emitting surface or internal interfaces which redirects the light from its internally trapped angle to defined modes determined by the shape and period of the surface. See U.S. Patent No. 5,779,924 to Krames et at. This technique is a special case of a randomly textured

WO 01/41219 PCT/US00/32084

surface in which the interference effect is no longer random and the surface couples light into particular modes or directions. One disadvantage of this approach is that the structure can be difficult to manufacture because the shape and pattern of the surface must be uniform and very small, on the order of a single wavelength of the LED's light. The pattern can also present difficulties in depositing an optically transparent current spreading layer as described above.

10

20

25

30

increase in light extraction has also been realized by shaping the LED's emitting surface into hemisphere with an emitting layer at the center. While this structure increases the amount of emitted light, its fabrication is difficult. U.S. Patent No. 3,954,534 to Scifres and Burnham discloses a method of forming an array of LEDs with a respective hemisphere above each of the LEDs. The hemispheres are formed in a substrate and a diode array grown over them. The diode and lens structure is then etched away from the substrate. One disadvantage of this method is that it is limited to formation of the structures at the substrate interface, and the lift off of the structure from the substrate results in increased manufacturing costs. Also, each hemisphere has an emitting layer directly above it, which requires precise manufacturing.

U.S. Patent No. 5,793,062 discloses a structure for enhancing light extraction from an LED by including optically non-absorbing layers to redirect light away from absorbing regions such as contacts and also redirect light toward the LED's surface. One disadvantage of this structure is that the non-absorbing layers require the formation of undercut strait angle layers, which can be difficult to manufacture in many material systems.

10

20

25

Another way to enhance light extraction is to couple photons into surface plasmon modes within a thin film metallic layer on the LED's emitting surface, which are emitted back into radiated modes. [Knock et al., Applied Physics Letter 57, pg. 2327 - 2329 (1990)] (Please provide title of article). These structures rely on the coupling of photons emitted from the semiconductor into surface plasmons in the metallic layer, which are further coupled into photons that are finally extracted. disadvantage of this device is that it is difficult to manufacture because the periodic structure is a onedimensional ruled grating with shallow groove depths (<0.1 um). Also, the overall external quantum' efficiencies (1.4-1.5%), are low likely due to inefficiencies of photon to surface plasmon and surface plasmon-to-ambient photon conversion mechanisms. This structure also presents the same difficulties with a current spreading layer, as described above.

Light extraction can also be improved by angling the LED chip's side surfaces to create an inverted truncated pyramid. The angled surfaces provide TIR light trapped in the substrate material with an emitting surface within the critical angle [Krames, et. al. Applied Physics Letters 75 (1999)] (Please provide title of article). Using this approach external quantum efficiency has been shown to increase from 35% to 50% for the InGaAlP material system. This approach works for devices in which significant amount of light is trapped substrate. For the case of GaN on sapphire, much of the light is trapped in the GaN film so that angling the LED chip's side surfaces will not provide the desired enhancement.

Still another approach for enhancing light

extraction is photon recycling [Shnitzer, 'Ultrahigh spontaneous emission quantum efficiency, 99.7% internally and 72% externally, from AlGaAs/GaAs/AlGaAs double heterostructures', Applied Physics Letters 62, Page 131-133 (1993)]. This method relies on LEDs having a high efficiency active layer that readily converts electrons and holes to light and vice versa. TIR light reflects off the LED's surface and strikes the active layer, where the light is converted back to an electronhole pair. Because of the high efficiency of the active electron-hole layer, the pair almost immediatel y reconverts to light that is again emitted in random direction. A percentage of this recycled light strikes one of the LEDs emitting surfaces within the critical angle and escapes. Light that is reflected back to the active layer goes through the same process again. However, this approach can only be used in LEDs made from materials that have extremely low optical loss and cannot be used in LEDs having an absorbing current spreading layer on the surface.

SUMMARY OF THE INVENTION

10

20

The present invention provides a class of new LEDs having interconnected arrays of micro-LEDs to provide improved light extraction. Micro-LEDs have a smaller active area, in the range of 1 to 2500 square microns, but the size is not critical to the invention. An array of micro-LEDs is any distribution of electrically interconnected micro-LEDs. The arrays provide a large surface area for light to escape each of the micro-LEDs, thereby increasing the usable light from the LED. The new LED can have many different geometries and because it is formed by standard semiconductor process techniques, it

WO 01/41219 PCT/US00/32084

is highly manufacturable.

10

15

-20

30

The new LED includes a conductive first spreader layer with micro-LEDs disposed on one of its surfaces. Each micro-LED has a p-type layer, an n-type layer and an active layer sandwiched between the p- and n-type layers. Either the p- or n-type layer is a top layer and the other is the bottom layer. Current applied to the first spreader layer spreads into each micro-LED's bottom layer. A second spreader layer is included over the micro-LEDs and current from said second spreader spread into the top layer. When a bias is applied across the first and second spreader layers the micro-LEDs emit light.

One embodiment of the second spreader is a conductive interconnected grid-like structure having conductive paths over the micro-LEDs, in contact with the top layer of the micro-LEDs. An insulator layer is included over the array with the grid on the insulator layer, thereby electrically isolating the first spreader layer from the grid.

Alternatively, flip-chip bonding can be used to interconnect the micro-LEDs. Using this method, an unconnected micro-LED array is first formed and then bonded to an electrically conductive material to provide the array interconnection. In a third embodiment, the grid passes over the micro-LEDs and the p-type, active, and n-type material is under the conductive paths of the grid between the micro-LEDs to electrically isolate the grid from the first spreader layer. This grid-like structure can be designed so that emitted light interacts with a sidewall after traveling a small distance.

The new LED can have LEEs disposed between the micro-LEDs or formed on the side surfaces of the micro-

LEDs, to further enhance light extraction. The LEEs act to redirect or focus light that would otherwise be trapped or absorbed through TIR in a standard LED structure. Their shapes may be curved (convex or concave) or piecewise linear with the shape of the structure affecting the light extraction and final output direction of light. LEEs that are placed between the micro-LEDs interact with light escaping from the sides of the micro-LEDs. This interaction helps prevent the light from reflecting back into the LED to be absorbed, thereby increasing the useful light out of the LED.

These and other further features and advantages of the invention will be apparent to those skilled in the art from the following detailed description, taken together with the accompanying drawings, in which:

BRIEF DESCRIPTION OF THE DRAWINGS

- FIG. 1 is a plan view of a the new LED with a micro-LED array having an interconnecting current spreading grid on an electrically insulating layer;
- FIG. 2 is a sectional view of the new LED shown in FIG. 1 taken along section lines 2-2;
- FIG. 3 is a sectional view of another embodiment of the new LED with its micro-LED array bonded to a submount using flip-chip mounting;
 - FIG. 4 is a plan view of a third embodiment of the new LED conductive interconnect current spreading grid and semiconductor material below the grid paths;
- FIG. 5 is a sectional view of the LED shown in 30 FIG.4, taken along section lines 4-4;
 - FIG. 6 is a plan view of an alternative interconnecting current spreading grid;
 - FIG. 7 is a plan view of another alternative of an

WO 01/41219 PCT/US00/32084

interconnecting current spreading grid;

FIG. 8 shows sectional views of the basic shapes Of LEEs that can be integrated within the micro-LEDs;

FIG. 9 is a sectional view of the new LED with different LEEs formed between the micro-LEDs:

FIG. 10 is a sectional view of the new LED with LEEs in the form of randomly textured surfaces;

FIG. 11 is a sectional view of the micro-LED array in FIG. 10, having a current blocking layer directly underneath the current spreading grid;

FIG. 12 is a sectional view of the new LED with LEEs integrated on the micro-LED side surfaces;

FIG. 13 is a sectional view the new LED with curved surface LEEs integrated on the sides of the micro-LEDs;

FIG. 14 is sectional view of the new LED with curved surface LEEs integrated on the sides of and between the micro-LEDs; and

FIG. 15 is a sectional view the new LED of FIG. 4 with curved LEEs.

20

30

15

DETAILED DESCRIPTION OF THE INVENTION

FIGs. 1 and 2 show one embodiment of the new LED 10 constructed in accordance with the present invention. It includes an array of micro-LEDs 12 with each micro-LED 12 being isolated and having its own active layer of semiconductor material 14 sandwiched between two oppositely doped layers 16 and 18. In the preferred micro-LED, the top layer 16 is p-type and the bottom layer 18 is n-type, although opposite doping in the layers 16, 18 will also work.

The new LED also includes a first spreading layer 20 that spreads current from the n-contact pad 22 to each micro-LED's bottom layer 18. The contact pad 22 is

referred to as the n-contact pad because in the preferred embodiment the bottom layer 18 is n-type. An insulating layer 23 is deposited over the micro-LED array, covering each micro-LED and the surface of the first spreader in the gaps between the micro-LEDs. A second spreading preferably in the form of an interconnected current spreading grid 24, is deposited on the insulating layer with the grid's conductive paths passing over the micro-LEDs. A p-contact 26 is deposited on the grid 24 and current from the contact spreads through the grid to top layer 16 each micro-LED 12. The contact 26 is referred to as the p-contact because in the preferred embodiment the top layer 16 is p-type.

A hole is formed through the insulating layer on top of each micro-LED and a micro-LED contact 29 is included in each insulating layer hole to provide contact between the grid 24 and the micro-LED's top layer 16. The micro-LEDs (except for the holes) and the surface of the first spreading layer are electrically isolated 20 current spreading grid by the insulating layer 23. The entire structure is formed on a substrate 28 micro-LEDs form an array that emits light when a bias is applied across the contacts 22 and 26. In another embodiment, a transparent conductive sheet is used as the second spreader in place of the grid 24.

15

25

The new LED 10 has enhanced light emission because of the increased emission surface area provided by the isolated micro-LEDs. Light generated from each micro-LED's active layer interacts with the edge of the micro-LED after only a very short distance. If the light is within the critical angle, it escapes from the micro-LED and contributes to the LED's light emission. The new LED is especially useful for LED structures in which a

portion of emitted light cannot be transmitted to the substrate due to total internal reflection (TIR) at the current spreader-substrate interface. This is the situation for GaN-based LEDs on sapphire, AlN, or MgO substrates.

The new LED 10 is manufactured by first depositing the first spreader layer 20 on the substrate 28. An epitaxially grown LED structure with an n-type, p-type and an active layer, is then formed on the first spreader layer 20. The micro-LEDs are formed from the LED structure by etching away portions of the structure using semiconductor etching techniques such as wet chemical etching, RIE, Ion Milling, or any other technique used for removing semiconductor material.

15 Each remaining micro-LED forms an independent and electrically isolated device having an active layer surrounded by oppositely doped layers 16 and 18. The shape and position of the micro-LEDs 12 can be varied with the preferred shape of each micro-LED being cylindrical. When viewed from above, each micro-LED 20 appears circular with a diameter of between 1 and 50 microns. The micro-LEDs are preferably formed in a close packed pattern to maximize the usable micro-LED space. The separation between adjacent micro-LEDs is preferably in the range of 1 to 50 μm , although the separation is not critical to this invention. The insulator layer 23 is deposited over the entire structure by various methods such as evaporation, CVD or sputtering. Openings are then etched in the insulator layer 23 above each micro-The micro-LED contacts and the electrically 30 LED 12. conductive grid are then deposited by standard deposition techniques.

The first spreader layer 20 may be either a

conductive layer deposited on the substrate or the substrate itself, if it is conductive. Preferred conductive substrates for GaN-based LEDs include GaN or Silicon Carbide (SiC). SiC has a much closer crystal lattice match to Group III nitrides such as GaN and results in Group III nitride films of high quality. Silicon carbide also has a very high thermal conductivity so that the total output power of Group III nitride devices on silicon carbide is not limited by the thermal dissipation of the substrate (as is the case with some devices formed on sapphire). SiC substrates are available from Cree Research, Inc., of Durham, North Carolina and methods for producing them are set forth in the scientific literature as well as in a U.S. Patents, Nos. Re. 34,861; 4,946,547; and 5,200,022.

If the substrate is the current spreading layer, the bottom contact can be deposited by metalization on any of the substrate's exposed surfaces. The preferred LED has micro-LEDs 12 that are AlGaInN based with a p-type surface as its top layer 16. The substrate is sapphire, the first spreader is n-type AlGaInN (or an alloy thereof), and the contact metalization is Al/Ni/Au, Al/Ti/Au, or Al/Pt/Au. The insulating layer 23 can be made of many materials such as, but not limited to, SiN, SiO2, or AlN.

The grid 24 can be any electrically conductive material including metals, semi-metals, and semiconductors. It can be made of Al, Ag, Al/Au, Ag/Au, Ti/Pt/Au, Al/Ti/Au, Al/Ni/Au, Al/Pt/Au or combinations thereof. Alternatively, the grid can be made of a thin semi-transparent metal such as Pd, Pt, Pd/Au, Pt/Au, Ni/Au, NiO/Au or any alloy thereof. The grid 24 can be deposited on the new LED by many conventional methods

with the preferred methods being evaporation or sputtering. In the preferred embodiment, the paths of the current spreading grid 24 are between 1 and 10 µm wide. The micro-LED contacts 29 can be made of Pt, Pt/Au, Pd, Pd/Au, Ni/Au, NiO, or NiO/Au. The p-contact 26 can be deposited on the interconnected grid 24 in various locations to allow current from the contact to spread throughout the grid.

FIG. 3 shows a second embodiment of the LED 30 constructed in accordance with the present invention. utilizing flip-chip mounting. As above, micro-LEDs 32 are formed in an array by etching away semiconductor material of a full LED structure. Each micro-LED 32 has an active layer surrounded by two oppositely doped layers. The micro-LED arrangement and size is similar embodiment described above. However, in this embodiment each of the micro-LEDs has angled side surfaces and their top layer is narrower than its bottom layer. Like above, the micro-LED array is formed on a first spreader layer 34 that is formed on a substrate 36. An insulating layer 38 covers the micro-LEDs and the surface of the first spreader between adjacent micro-LEDS. On each micro-LED 32, a hole is included in the insulating layer for a top contact 40 A second spreader layer 42 coats the entire micro-LED array to interconnect the top contacts 40.

10

15

20

25

30

The surface of the second spreader 42 opposite the micro-LEDs is bonded to a reflective metallic layer 48 on a submount 46 by a bonding media. A p-contact 44 is included on the metallic layer 48 and current applied to the second contact spreads throughout the second spreader, to the top contacts 40 and to the top layer of the micro-LEDs 32. There is a break in the metallic layer 48 and the n-contact 50 is formed on the portion of the

metallic layer 48 that is electrically isolated from the portion having the p-contact. The finger 49 is bonded between the submount and the first spreader and conducts current from the contact 50 through the metallic layer 48. through the finger and to the first spreader 34. The current then spreads throughout the first spreader and to the bottom layer of the micro-LEDs.

In this flip-chip embodiment, light from the LED 50 is primarily emitted through the substrate 36. The second spreader 42 can be optically reflective so that light emitted from the micro-LEDs 32 in the direction of the second spreader 42 is reflected towards the LED's substrate 36. Al or Ag is preferably used as the second spreader and each micro-LED 32 is AlGaInN based with a p-type top layer. Each top contact 40 is preferably Pt, Pt/Au, Pd, Pd/Au, Ni/Au, NiO, or NiO/Au.

This embodiment provides increased sidewall interaction with the emitted light as a result of the isolated micro-LEDs. The portion of the second spreader 42 that is disposed between the micro-LEDs functions as LEEs by reflecting light from the micro-LEDs toward the substrate. This configuration also provides improved heat transfer out of the new LED chip through the submount.

Figs. 4 and 5 show another embodiment of the new LED 51 that does not have an insulator layer to isolate the first spreader from the second. Instead, micro-LEDs 52 are connected to adjacent micro-LEDs by conductive paths 53 of an interconnected grid 54, wherein the paths have semiconductor material below them. Each opening 55 in the grid 54 is an area where semiconductor material was etched from the LED structure when manufacturing the LED 50. Portions of the structure remain under the grid 54 as micro-LEDs 52 and as semiconductor material under the

30

gric paths 53 between the micro-LEDS. The micro-LEDs and the material under the paths comprise an active layer surrounded by two oppositely doped layers, with the entire structure formed on a first spreader layer 56 and a substrate 56.

A first contact 60 is deposited on the first spreader to apply current to the bottom layer of the micro-LEDs and a second contact 62 is included on the current spreading grid to spread current to the top layer of the micro-LEDs. When a bias is applied across the contacts 60 and 62, current is applied to the micro-LEDs and the semiconductor material under the conductive paths, all of which emit light. Light escapes from the side surfaces of the micro-LEDs material under the paths, avoiding total internal reflection. This technique is therefore generally applicable to any LED structure on any substrate and is implemented with standard processing techniques.

10

20

The LED 51 is manufactured by first depositing the first spreader layer 56 on the substrate 58, and then forming a continuous LED structure that covers the current spreading layer 56. The grid 54 is deposited on the LED structure and portions of the LED structure that are visible in the grid openings are etched away by various methods such as wet chemical etching, Reactive Ion Etching (RIE), Ion Milling, or any other technique used for removing semiconductor material. Portions of the LED structure are also etched to provide an area for contact pads 60, and contact pads 60 and 62 are deposited. The grid 54 can be made of any electrically conductive material including but not limited to metals, semi-metals, and semiconductors or combinations thereof. The preferred micro-LEDs are GaN-based with each micro-

20

25

LED's top layer 55 being a p-type AlGaInN or any alloy thereof, and the grid 54 is preferably made of a thin metal such as Ni, Pd, Au, Pt or any combination thereof.

The dashed line in FIG. 4 illustrates one of the micro-LEDs and the area around the micro-LED where LEEs can be included to further enhance light extraction as more fully described below.

FIGs. 6 and 7 show two additional embodiments 70 an 80 of the new LED with different micro-LED and grid patterns 72 and 82, although many different patterns can be used. Each embodiment has a respective bottom spreading contact 73 and 83. In FIG. 6, the micro-LEDs 74 are interconnected crosses with current spreading to each of the micro-LEDs through the various paths. Each path has semiconductor material below it to isolate it from the first spreader layer. The grid 72 provides a square array pattern of openings for light interaction.

The grid 54 has an advantage over grid 72. In LED 70, TIR light can reflect down one of the grids numerous conductive paths and reflect within the LED without interacting with a surface of one of the micro-LEDs. Optical loss present in the grid or underlying layers will cause some of this TIR light to be absorbed before it can escape out the final edge of the new LED. The grid 54 reduces this problem because light emitting from the micro-LEDs will reach a side surface after travelling only a short distance (at most two micro-LED lengths), thereby increasing the light out of the device.

In FIG. 7 the micro-LEDs are randomly shaped and have random interconnecting paths. Again, the paths have semiconductor material below them. The random pattern reduces the number of paths for the TIR to travel before it will encounter one of the micro-LEDs in one of the

10

15

20

25

grid openings. Like above, the dashed lines around the micro-LEDs in FIG. 6 and 7 illustrate the micro-LED 76 and 86 with LEEs around their perimeters, as more fully described below.

Opening sizes and distances between openings are preferably between 1 and 30 um, but may be larger or smaller. The pattern of the openings may be aperiodic or periodic since the nature of the light interaction with the micro-LED edges does not require either condition.

In the preferred embodiment on a p-type AlGaInN layer, the grid openings are between 1 micron and 20 μm and the micro-LEDs have a width between 1 μm and 30 μm .

All of the previous three embodiments can be integrated with LEEs between micro-LEDs to further increase light emission. The LEEs can either be formed on the side surfaces of the micro-LEDs or on the surface of the first spreader layer or the conductive substrate in those embodiments having no first spreader layer.

FIG. 8 shows several alternative shapes of LEEs that are included as embodiments in this invention, although other shapes can be used and the scope of this invention is not limited to the shapes shown. LEEs 82, 84, 86 have curved surfaces while the LEEs 88, 90, 92, 94 have piecewise linear surfaces. Alternatively, the LEE may be a randomly roughened layer that acts as a light disperser.

The LEEs can be formed by standard etching techniques such as wet chemical etching, RIE, or ion milling. In the preferred embodiment, the LEEs are formed by using a commercially available polymer (such as a UV or e-beam sensitive photoresist) as an ablative etch mask. This polymer is first deposited and patterned with

square-like edges. The polymer is heated to a temperature and reflows like glass to give a gradual linear or curved shape to the edges of the polymer. The polymer thickness, pattern shape, heating temperature and heating time will determine the edge shape. The pattern is transferred to the AlGaInN based micro-LEDs with RIE. Linear and curved LEEs are easily fabricated by this method and piecewise linear LEEs can be easily formed by using multiple ablative masks.

10 A second technique for forming LEEs is to use a negative polarity UV-exposable photoresist. First, the photoresist is exposed for a particular exposure time and is treated to produce a negative polarity. The photoresist is then developed to produce an undercut curved or linear shape in its profile. This pattern can then be transferred to the semiconductor material through a dry etching technique. For both embodiments, the dry etching conditions will also impact the final shape of the lens in the semiconductor material.

FIGs. 9-15 show embodiments of the new LED with LEEs integrated within the micro-LED array in a variety of ways to enhance light extraction. These embodiments represent a few of the possible ways that the LEEs can be used in accordance with this invention, and the scope of this invention is not limited to the described embodiments.

20

25

30

FIG. 9 shows a new LED 100 that is similar to the LED 50 in Figs. 4 and 5, but has LEEs 101, 102, 103 between the micro-LEDs 104. The LEEs 101,102,103 allow light that is directed through a micro-LED's side surface to reflect off the LEEs and be re-directed away from the substrate into a package. Light rays that reflect off of the interface between the substrate 108 and first

spreader layer 106 through TIR can also interact with the LEEs 101,102,103 to escape into the package, providing a higher light output. The LEEs depicted in FIG. 8 can be either deposited onto or processed into the new LED. As described above, the depth of the LEEs can also be varied with the preferred depth in the range of 0.5 µm to 10 μm..

FIG. 10 shows a new LED 110 similar to the LED 100 in FIG. 9, but having randomly roughened dispersion LEEs 112 between the micro-LEDs 113. The light interaction with the roughened layer allows TIR light to reach the surface within its critical angle and escape before being In the preferred embodiment, the roughened absorbed. formed by using polystyrene or silica surface is microspheres as an etch mask to transfer micro-scale roughness into the semiconductor. The depth and width of the random roughness may be less than 20nm to more that 500nm, with the preferred size being on the order of the wavelength of light generated by the LED.

10

25

FIG 11 shows a new LED 120 that is similar to LED 20 110 in FIG. 10, but includes a current blocking layer within the micro-LED. The blocking layer 122 directs dispersive flow underneath the LEE increasing the chance for light to interact with the LEE and escape.

As an alternative to forming the LEEs between the micro-LEDs, the LEEs can be formed directly on the micro-FIG 12 shows a new LED 130 that is LED side surfaces. similar to the LEDs in FIGs. 9, 10 and 11, but having various LEEs 131-133 formed directly on each micro-LED's side surfaces. The LEEs can be formed using the same methods as described above. Light that travels towards

the micro-LED side surfaces is redirected in directions that cause light to escape out one of the surfaces of the substrate 134, through the first spreader layer 135, or through the micro-LEDs 132. Light that is reflected back from the substrate 134 also has an increased chance of escape due to the LEEs on the micro-LED edges.

FIG 13 shows a new LED 140 where curved LEEs 142 are formed on the side surfaces micro-LEDs 144. The curved LEEs 142 provide the additional advantage of focusing the LED light into a more well defined direction. The depth and width of the LEEs 142 can be varied with the preferred depth of any one LEE being 0.1 μm to 50 μμm.

10

Two additional embodiments are shown in FIGs. 14 and 15. Figure 14 shows a new LED 150 with a combination of curved LEEs 152 on the side surface if the micro-LEDs 154 and full curved LEEs 156 between the micro-LEDs 154. The LEEs work together to enhance light extraction by refracting and reflecting light out of the LED package

FIG. 15 shows new LED 160 with curved LEEs 162 on the side surfaces of the micro-LEDs 164, using flip-chip embodiment mounting similar to the embodiment shown in FIG 3. The second spreader 164 is reflective and the substrate 166 is the primary emitting surface. The LEEs 162 and the portions of the second spreader 164 work together to enhance light extraction by refracting and reflecting light out of the LED package through the substrate.

Although the present invention has been described in considerable detail with reference to certain preferred configurations thereof, other versions are possible. For instance, the bottom layers of the micro-LEDs in the array can be in contact. The light extraction structures can also be used in many different combinations and can

be many different shapes and sizes. Also, the LED structure described above can have more than one active layer sandwiched between oppositely doped layers. Therefore, the spirit and scope of the appended claims should not be limited to their preferred embodiments described above.

WE CLAIM:

10

15

- 1. A light emitting diode (LED) with enhanced light extraction, comprising:
 - a conductive first spreader layer (20);
- a plurality of micro light emitting diodes (micro-LEDs) (12) separately disposed on a surface of said first spreader layer (20), each of said micro-LEDs comprising:

a p-type layer (16);

an n-type layer (18);

an active layer (14) sandwiched between said ptype and n-type layers (16,18) wherein either said p-type or n-type layer is a top layer and the other said layer is the bottom layer, current from said first spreader layer (20) spreading into said bottom layer;

a second spreader layer (24) over said micro-LEDs (12), current from said second spreader layer (24) spreading into said top layer, a bias applied across said first and second spreader layers (20,24) causing said micro-LEDs (12) to emit light.

- 2. The LED of claim 1, wherein said first spreader layer (20) is a conductive substrate.
- 3. The LED of claim 1, further comprising a substrate (28) adjacent to the surface of said first spreader layer (20) opposite said micro-LEDs (12).
- 4. The LED of claim 3, wherein said substrate (28) is insulating and said first spreader layer (20) is an epitaxially deposited semiconductor material.

5

- 5. The LED of claim 1, further comprising an insulating layer (23) covering said micro-LEDs (12) and the surface of said first spreader layer (20) between said micro-LEDs (12), said insulating layer (23) disposed between said second spreader (24) and said micro-LEDs (12).
- 6. The LED of claim 5, wherein said insulating layer (23) has holes over each of said micro-LEDs (12) and said second spreader (24) making contact with each said micro-LED (12) through said holes.
- 7. The LED of claim 6, wherein said second spreading layer (24) is a sheet of transparent conducting material.
- 8. The LED of claim 6, wherein said second spreader layer (24) is an interconnected current spreading grid having a plurality of interconnected conductive paths, each of said micro-LEDs (12) having one or more conductive paths over it and making contact with said top layer through said holes.
- 9. The LED of claim 6, wherein said second spreader (24) is an electrically conductive material.
- 10. The LED of claim 1, further comprising light extraction elements (LEEs) (82, 84, 86, 88, 90, 92, 94) integrated with said micro-LEDs (12) to interact with light escaping from said micro-LEDs (12) to further enhance light extraction from said LED.
- 11. The LED of claim 10, wherein said LEEs (101, 102, 103) are disposed between said micro-LEDs (104).

- 12. The LED of claim 10, wherein said LEES (101, 102, 103) are disposed on the surface of said first spreader layer (106), between said micro-LEDs (108).
- 13. The LED of claim 10, wherein said LEEs (131, 132, 134) are integrated on the side surfaces of said micro-LEDs (104).
- 14. The LED of claim 10, wherein said LEEs (152, 156) are integrated on the sides surfaces of said micro-LEDs (154) and are disposed between said micro-LEDs (154).
- 15. The LED of claim 10, wherein said LEEs (82, 84, 86) have curved surfaces.
- 16. The LED of claim 10, wherein said LEEs (88, 90, 92, 94) have linear or piecewise linear surfaces.
- 17. The LED of claim 10, wherein said LEEs (112) are randomly roughened surfaces.
- 18. The LED of claim 1, further comprising respective electrical contacts (22, 26) disposed on said first and second spreader layers (20, 24), a bias applied across said contacts causing said active layer (14) to emit light.
 - 19. The LED of claim 6, wherein said second spreader layer (42) is a reflective metal layer that is deposited over said micro-LEDs (32), said LED further comprising substrate (36) adjacent to the surface of said first spreader (34) opposite said micro-LEDs (32) and a

submount layer (46) affixed to said metal layer (42), said substrate (36) of said LED becoming the primary light emission surface.

- 20. The LED of claim 19, further comprising a conductive finger (49) between said submount (46) and said first spreader layer (34), a first contact (50) on said submount (46) connected to said conductive finger (49), and a second contact (44) on said submount (46) connected to said metal layer (48), said micro-LEDs (32) emitting light when a bias is applied across said contacts (44, 50).
- 21. The LED of claim 1, wherein said bottom layers of said micro-LEDs (12) are connected and said active and top layers are disconnected.
- 22. The LED of claim 1, wherein said second spreader layer is an interconnected current spreading grid (54) with conductive paths (53) between said micro-LEDs (52), said LED further comprising semiconductor material under said conductive paths (53) between micro-LEDs, said semiconductor material electrically isolating said first spreader layer (56) from said conductive paths (53).
- 23. The LED of claim 22, wherein said semiconductor material comprises an active layer (14) sandwiched between two oppositely doped layers (16,18).
- 24. A light emitting diode (LED), comprising:
 a first spreader layer (18);
- an array of light emitting elements (12) disposed on said first spreader layer (18);

a second spreader layer (24) disposed over said array of emitting elements (12), said first spreader layer (20) electrically isolated from said second spreader layer (24); and

- first and second contacts (22,26) on said first and second spreader layer (20,24) respectively, a bias applied across said contacts (22,26) causing said array of emitting elements (12) to emit light.
 - 25. The LED of claim 24, wherein said emitting elements (12) are micro-LEDs, each having an active layer (14) sandwiched between two oppositely doped layers (16,18).
 - 26. The LED of claim 24, wherein oppositely doped layers (16,18) are p and n-type layers, wherein either said p-type or n-type layer is a bottom layer adjacent to said first spreader layer (20) and the other said layer is the top layer adjacent to said second spreader (24), current from said first spreader (20) flowing into said bottom layer and current from said second spreader (24) flowing into said top layer.
 - 27. The LED of claim 24, further comprising a substrate (28) adjacent to the surface of said first spreader layer (20) opposite said emitting elements (12).
 - 28. The LED of claim 24, wherein said second spreader layer (24) is an interconnected current spreading grid covering said emitting elements (12) and having a plurality of interconnected conductive paths between said emitting elements (12).
 - 29. The LED of claim 24, wherein said second spreading

layer (24) is a sheet of transparent conducting material.

- 30. The LED of claim 28, further comprising an insulating layer (33) covering said emitting elements (12) and the surface of said first spreader layer (20) between said emitting elements (12), said second layer (24) disposed on said insulating layer (23), said insulating layer (23) electrically isolating said first spreader layer (20) from said second spreader layer (24).
- 31. The LED of claim 30, wherein said insulating layer (23) has holes over each of said emitting elements and said second spreader (24) making contact with each said emitting element (12) through said holes.
- 32. The LED of claim 31, each of said emitting elements (12) having one or more conductive paths over it and making contact with said emitting elements through said holes.
- 33. The LED of claim 28, further comprising semiconductor material under said conductive paths (53) between emitting elements (52) said semiconductor material electrically isolating said first spreader layer (56) from said conductive paths (53).
 - 34. The LED of claim 33, wherein said semiconductor material comprises an active layer (14) surrounded by two oppositely doped layers (16,18).
 - 35. The LED of claim 24, further comprising light extraction elements (101,102,103) between said emitting elements to redirect light emitting from said emitting

5 elements (104).

10

15

- 36. The LED of claim 24, further comprising light extraction elements (131,132,134) on the side surfaces of said emitting elements (104) to redirect light emitting from said emitting elements (104).
- 37. A light emitting diode (LED), comprising:
 a first spreader layer (56);

an array of micro-LEDs (52) disposed on said first 5 spreader layer (56), a current applied to said first spreader layer (56) spreading to said micro-LEDs (52);

an interconnected current spreading grid (54) disposed over said micro-LEDs (52), said grid having conductive paths (53) between said micro-LEDs (52), a current applied to said grid (54) spreading to said micro-LEDS (52);

semiconductor material under said conductive paths (53) between micro-LEDs (52), said semiconductor material electrically isolating said first spreader layer (56) from said conductive paths (53);

first and second contacts (60,62) on said first and second spreader layer (56,54) respectively, a bias applied across said contacts (60,62) causing said array of micro-LEDs (52) to emit light.

38. The LED of claim 37, wherein said semiconductor material comprises an active layer (14) sandwiched between two oppositely doped layers (16,18).





FIG.2






FIG.4






FIG.5








FIG. 10




FIG.12





FIG.14



A. CLASSIFICATION OF SUBJECT MATTER
1PC 7 H01L27/15 H01L25/075 H01L33/00

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

 $\begin{array}{ccc} \text{Minimum documentation searched (classification system followed by classification symbols)} \\ IPC & 7 & H01L \end{array}$

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim NO.	
X	US 5 631 474 A (SAITOH T) 20 May 1997 (1997-05-20)	1,2,5,6, 9-12,16, 21	
Y . A	column 16, line 13-67	8,19,20 7,8, 13-15, 18,22, 24-26, 29,35,36	
Y	EP 0 544 512 A (SHARP KK) 2 June 1993 (1993-06-02)	8	
A	example 8	28,37	
Υ .	US 5 898 185 A (BOJARCZUK N ET AL) 27 April 1999 (1999-04-27) column 5, line 31 -column 6, line 19	19,20	
	-/		

Further documents are listed in the continuation of box C.	Patent family members are listed in allifex.
Special categories of cited documents: 'A' document defining the general state of the art which is not considered to be of particular relevance. 'E' eartier document but published on or after the international filing date. 'L' document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified). 'O' document referring to an oral disclosure, use, exhibition or other means. 'P' document published prior to the international filing date but later than the priority date claimed.	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. "&" document member of the same patent family
Date of the actual completion of the international search	Date of mailing of the international search report
30 March 2001	10/04/2001
Name and mailing address of the ISA	Authorized officer
European Palent Office, P.B. 5818 Palentlaan 2 NL - 2280 HV Rijswrijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	van der Linden, J.E.

ì

	ation) DOCUMENTS CONSIDERED TO BE RELEVANT	
Category *	Citation of document, with indication where appropriate, of the relevant passages	Relevant to claim No.
X	WO 97 48138 A (PHILIPS ELECTRONICS NV; PHILIPS NORDEN AB) 18 December 1997 (1997-12-18)	1-3,18, 21,24-27
A	the whole document	37
X	WO 97 28565 A (SIEMENS AG) 7 August 1997 (1997-08-07)	1,3,10, 11,13-15
4	page 9 -page 15, line 12	24-27, 35-37
X .	PATENT ABSTRACTS OF JAPAN vol. 011, no. 343 (E-555), 10 November 1987 (1987-11-10) -& JP 62 123785 A (MITSUBISHI CABLE IND), 5 June 1987 (1987-06-05)	1-3,21
A	the whole document	8,9,18, 24-27,37
χ .	US 5 793 405 A (SHAKUDA Y) 11 August 1998 (1998-08-11)	1,3,4, 18,21
A	the whole document	5,24-27, 30,37
A .	PATENT ABSTRACTS OF JAPAN vol. 1999, no. 11, 30 September 1999 (1999-09-30) & JP 11 150303 A (SANYO ELECTRIC CO), 2 June 1999 (1999-06-02) abstract	1,3,4, 7-9,18, 24-29,37
A	PATENT ABSTRACTS OF JAPAN vol. 013, no. 046 (E-711), 2 February 1989 (1989-02-02) -& JP 63 239988 A (CANON INC), 5 October 1988 (1988-10-05) abstract; figure 3	8,28
Α	EP 0 022 486 A (LICENTIA GMBH) 21 January 1981 (1981-01-21) the whole document	1,24
		·

1

INTERNAT NAL SEARCH REPORT

information on patent family members

PCT/US 00/32084

	tent document		Publication		Patent family	Publication
cited in search report			date	member(s)		date
บร	5631474	Α	20-05-1997	JP	8139366 A	31-05-1996
EP	0544512	Α	02-06-1993	JP	2837580 B	16-12-1998
				JP	6005921 A	14-01-1994
				JP	2786375 B	13-08-1998
				JP	6005912 A	14-01-1994
				JP	2834922 B	14-12-1998
				JP	5145119 A	11-06-1993
				DE	69226848 D	08-10-1998
	•			DE	69226848 T	08-04-1999
				EP	0778625 A	11-06-1997
				US	5309001 A	03-05-1994
US	5898185	Α	27-04-1999	EP	0855751 A	29-07-1998
•	-			JP	10214992 A	11-08-1998
				US	5895932 A	20-04-1999
WO	9748138	Α	18-12-1997	EP	0856202 A	05-08-1998
				JP	11510968 T	21-09-1999
WO	9728565	A	07-08-1997	DE	19603444 A	07-08-1997
				CN	1214800 A	21-04-1999
				EΡ	0878026 A	18-11-1998
			·	JP 2	2000504153 T	04-04-2000
JP	62123785	Α	05-06-1987	NONE		
US	5793405	A	11-08-1998	JP	8058155 A	05-03-1996
JP	11150303	Α	02-06-1999	NONE		
 JP	63239988	A	05-10-1988	JP	2579931 B	12-02-1997
				CA	1321121 A	10-08-1993
			•	EP	0285358 A	05-10-1988
				US	5010033 A	23-04-1991
				US	5304820 A	19-04-1994
EP	0022486	Α	21-01-1981	DE	2926803 A	12-02-1981
				JP	56040288 A	16-04-1981